Skip to main content

Wear-Leveling Circuitry for Aging Effects Mitigation

Ref-Nr: TA-B78159


Kurzfassung

  • Reactor for mass transfer reactions
  • Biotech, food and beverage processing
  • For small or deformable particles

Hintergrund

Many embedded systems such as automotive and industrial Micro-Controller Units (MCUs) use on-chip SRAM as main data memory of the embedded processor. However, SRAMs are increasingly susceptible to reliability threats such as Bias Temperature Instability (BTI) due to the continuous trend of technology shrinking. Bias Temperature Instability (BTI) has been identified as the major reliability issue because it gradually increases the threshold voltage of a transistor and degrades the drain current. Especially Sense Amplifiers (SAs) are crucial for high performance. The failure of an SA is particularly critical, since it destroys the read-out of a whole column and renders the data of every cell in that column useless. As countermeasure, guardbands are usually added to the design to prevent failures of the embedded system before its end of life. However, the implementation of guardbands leads to large margins at the expense of more area, power and lower speed. Alternatively, mitigation schemes can be applied to counteract aging, but they usually come with a considerable cost in terms of area. Aging can be mitigated by regularly shifting intensively used addresses in the physical memory such that the stress is leveled evenly over all memory locations (wear-leveling). Different wear-leveling algorithms have been developed for Flash Memories and there exist at the time no wear-leveling solutions for mitigating the aging effect and increasing the lifetime and reliability of SRAMs. Adaptive writing assist schemes for SRAMs mitigate the failure risk due to aging, but do not address the aging itself. Other existing methods are limited to an estimation of the aging degree of the SA and memory cells during operation.


Bilder & Videos


Lösung

The present invention consists of a low-cost circuitry to effectively mitigate aging in SAs by wear-leveling. The circuitry consists of an array of XOR gates and a counter that is integrated ­exemplary in front of the bank decoder and modifies the mapping of SRAM banks to ­physical ­addresses. Every time the counter value increases, the current address is provided with a new ­offset, hence mapping the address to a different bank in the physical memory. Therefore, ­updating the counter value distributes the stress of highly used addresses, e.g., ­corresponding to program stack-data, onto the complete SRAM array. The method offers the following ­advantages:

  • This remapping achieves a high aging mitigation in the SAswhen the wear out is leveled for all banks;
  • Since the address shift is applied for both read and write ­accesses, the proposed method does not result in address conflicts;
  • The invention can as well be moved in front of the row or column decoder stage or even before all decoders depending on the on the desired wear-leveling;
  • The invention adds minimal performance and area overhead.

Vorteile

The invention is relevant for the fields of networking, aerospace, medical, automotive and consumer electronics.


Bayerische Patentallianz GmbH


089 5480177-0
kontakt@baypat.de
www.baypat.de
Adresse
Destouchesstr. 68
80796 München



Entwicklungsstand

Funktionsnachweis


Angebot Anbieter-Website


Kontakt | Geschäftsstelle

TransferAllianz e. V.
Christiane Bach-Kaienburg
(Geschäftsstellenleiterin)

c/o PROvendis GmbH
Schloßstr. 11-15
D-45468 Mülheim an der Ruhr